


# Wafer reuse via controlled spalling for lowering space photovoltaic cell cost

April 2023 Space Power Workshop

Corinne E. Packard, Aaron J. Ptak




COLORADO SCHOOL OF  
**MINES**




# Value tied up in the PV cell substrate

**Substrate costs** are a major limitation to lowering the cost of high-efficiency III-V photovoltaics




Substrate: ~\$36/W,  
about 40% of cell direct  
manufacturing cost

**Substrate demand** is expected to rise exponentially with expansion of space programs




**For III-Vs,  
Wafer thickness  
≠  
Cell thickness**

Active region 2-25  $\mu\text{m}$




**Wafer value  
consumed as waste**





# Opportunities to extract value from the PV cell substrate with device exfoliation and wafer reuse

## Wafer Substrate Reuse



**Recycle-** remove device and put substrate in recycling stream as high purity scrap


**Reclaim-** polish to epi-ready standards before reuse of thinner substrate

**Direct reuse-** epi growth on substrate after device removal with minimal surface preparation

Increasing recovery of value

# Fracture-based reuse- an alternative to ELO

**Epitaxial Lift-Off (ELO)** – the only commercially adopted exfoliation method  
Selective chemical etch of ~10nm-thick release layer in high concentration HF acid




## Benefits:

- Produces flat substrate and flat device surface


## Drawbacks:

- GaAs only, no Ge (misses 80% of space PV)
- Must avoid or protect Al-containing layers
- Transport-limited: slow & scales poorly
- Pitting and accumulation of etch products impede reuse without repolishing



**Potential Alternative:**  
**Use a lateral fracture**  
**to remove device instead**

- Fracture is FAST
- Fracture can be CLEAN



Fracture in the substrate opens  
fresh surfaces within the crystal

# Controlled Spalling methods

Fracture-based process-

Exploits natural mechanism of spalling fracture, but the release is controlled

## Requirements:


High tensile-stressed film applied to device/substrate

Strong film material → *suppresses cracking*

Good adhesion → *suppresses delamination*

These conditions generate a buried stress field with tensile stress concentrated at a specific depth.


Fracture depth is targeted to be below the device layers, by tuning stress and thickness.



First developed as an exfoliation technology for III-Vs by IBM Watson Research Center

Fracture creates chemically pristine surfaces on device and remaining substrate

# Wafer-scale controlled spalling results




Spalled wafers, edge-to-edge

- 50 mm & 100 mm Ge (100)
- 50 mm GaAs (100) and (110)

Spalled film thicknesses of


1-80  $\mu\text{m}$  in Ge and 5-100  $\mu\text{m}$  in GaAs (100)

→ Appropriate for device liftoff and kerfless wafering





*My reflection in the center of a spalled Ge wafer*

*100 mm Ge (100) spalled film*





*Three 50 mm Ge (100) wafers*

Wafer side



Film side





# Wafer-scale controlled spalling results



50  
Ga

Spalled wafers, edge-to-edge



- 50 mm & 100 mm Ge (100)
- 50 mm GaAs (100) and (110)

Spalled film thicknesses of

1-80  $\mu\text{m}$  in Ge and 5-100  $\mu\text{m}$  in GaAs (100)


→ Appropriate for device liftoff and kerfless wafering

*Availability of low energy fracture planes dictates surface structure  
Unlike in Ge, (100) cleavage is not available for GaAs*



IBM, Bedell, J. Photovolt. IEEE v. 2 (2012)

SEM cross-section GaAs spalling




IBM, Bedell, J. Photovolt. IEEE v. 2 (2012)

# Controlled spalling does not create defects that impact device performance

Device structures grown on epi-ready substrates, then spalled off and processed

Cell Type	Substrate	$V_{OC}$ (V) Spalled Control	$J_{SC}$ (mA/cm <sup>2</sup> ) Spalled Control	Efficiency (%) Spalled Control	Source
Upright 1-J Ga(In)As With ARC	Ge No orientation given	<b>1.011</b> 1.018	<b>22.9</b> 22.6	<b>16.9</b> 17.1	Bedell et al. 2012
Inverted 2-J GaInP/Ga(In)As With ARC	Ge (100)	<b>2.312</b> 2.287	<b>14.0</b> 13.9	<b>28.1</b> 26.6	Shahjerdi et al. 2013
Upright 3-J GaInP/Ga(In)As/Ge With ARC	Ge (100)	<b>2.488</b> 2.553	<b>13.7</b> 13.7	<b>28.7</b> 30.5	Shahjerdi et al. 2012
Inverted 1-J GaAs No ARC	GaAs (100)	<b>1.072</b> 1.070	<b>20.2</b> 20.4	<b>18.2</b> 18.4	Sweet et al. 2016




Parity performance across multiple device structures

No evidence of dislocation formation in devices or substrates



Devices all grown by MOCVD and tested under AM1.5 G 1 sun intensity (1000 W/m<sup>2</sup>)

# Interaction of epitaxial growth with spalled wafer surface morphology

## Ge (100)




River lines are detrimental to devices, leading to dislocation nucleation and non-planarity in device layers




## Faceted GaAs

Exploit plane-dependent growth rate anisotropy for *in situ* planarization



7.5 min of GaAs growth by HVPE




Have since achieved full planarization and followed it with device growth

# Direct reuse of wafers after spalling has promise

Wafers are spalled to mimic reuse, then device structures are grown on spalled wafer substrates, processed, and measured on wafer

Substrate Growth Method	Device Type	$V_{oc}$ (V) Spalled Control	$J_{sc}$ (mA/cm <sup>2</sup> ) Spalled Control	Efficiency (%) Spalled Control	Source
Spalled Ge (100) HVPE growth	Upright 1-J GaInPAs With ARC	<b>1.000</b> 1.002	<b>11.5</b> 10.9	<b>7.6</b> 7.4	Jain et al. 2018
Spalled Ge (100) HVPE growth	Upright 1-J GaAs No ARC	<b>0.900</b> 0.960	<b>18.7</b> 20.0	<b>12.8</b> 15.5	Cavalli et al. 2018
Spalled Ge (100) OMVPE growth	Upright 1-J GaInAs With ARC	<b>1.019</b> 1.012	<b>28.49</b> 29.38	<b>23.4</b> 23.9	Mangum et al. 2022
Spalled GaAs (110) HVPE growth	Upright 1-J GaAs With ARC	<b>0.915</b> 0.996	<b>21.4</b>	<b>15.6</b>	Metaferia et al. 2022
Spalled GaAs (100)	1-J	Coming	Soon!		



PV cell performance is sensitive to material quality

None of these substrates are polished before growth!


Morphological defects resulting from spalling can detrimentally impact growth, but high-quality devices can be grown in areas free of defects

Devices all tested under AM1.5 G 1 sun intensity (1000 W/m<sup>2</sup>)



# Summary

- Substrate reuse for III-V photovoltaic cells is an opportunity for recovering significant value
- Devices can be exfoliated from substrates without performance degradation using controlled spalling, a fast fracture-based process
- Direct reuse has significant potential; the clean surface exposed by the fracture can be a suitable surface for epitaxial growth
- Further optimization of surface morphology and growth, and process maturation are underway



*All published journal articles will be made available on request  
For more information, contact Corinne Packard, [cpackard@mines.edu](mailto:cpackard@mines.edu)*





COLORADO SCHOOL OF  
**MINES**




# Supplemental Slides




# Multiscale, cross-correlative materials characterization of root cause for performance degradation



River lines cause growth disturbances and high dislocation density ( $\sim 8E-7 \text{ cm}^{-2}$ )




SEM cross-section



Step heights of 200nm to  $\sim 1 \mu\text{m}$


Methods:  
SEM, TEM,  
Photoluminescence,  
Electroluminescence,  
Dark Lock-In Thermography,  
Electron Channeling Contrast  
Imaging (ECCI)



ECCI

# Process flows for controlled spalling & processing of upright and inverted devices

## Upright



## Inverted





Figure & Scheme: Chen & Packard, SOLMAT 2021 <https://doi.org/10.1016/j.solmat.2021.111018>  
 Wafer photos: D. Shahrjerdi et al., ECS Trans 50 2013, and Adv. Energy Mater. 3 2013



# Multiaxial Mechanics of Spalling



# Abstract

## **Wafer reuse via controlled spalling for lowering space photovoltaic cell cost**

Corinne E. Packard, Aaron J. Ptak

Photovoltaic space power generation relies virtually exclusively on III-V solar technology, where the device substrate itself contributes to more than 50% of the total cell cost. The single crystal wafer substrate is necessary to achieving the highest efficiency multi-junction devices, but mostly as a growth template, with only a small fraction, or none at all, of the total wafer thickness taking an active role in power generation. Wafer reuse strategies that remove the active portion of the device while preserving the rest of the wafer for subsequent growth of another device have been identified as an important research effort to achieve cell cost-reduction. One highly promising wafer reuse strategy is controlled spalling, which propagates a stable lateral cleavage at a tuned depth in the wafer to remove the device. The cleavage fracture occurs within the wafer substrate to expose a chemically pristine surface for the first time, which we show is a suitable substrate for regrowing cells with high efficiency. This talk will highlight successful removal of high-efficiency devices, device growth on previously spalled surfaces without significant reparation, and current limitations to the controlled spalling substrate reuse strategy.